|
커뮤니티
|
|
커뮤니티 추천게시물
운영진 선정 | 추천순 | 최근댓글달린순 | 갤러리(포토)
커뮤니티 추천게시물
운영진 선정 | 추천순 | 최근댓글달린순 | 갤러리(포토)
커뮤니티 추천게시물
운영진 선정 | 추천순 | 최근댓글달린순 | 갤러리(포토)
커뮤니티 추천게시물
운영진 선정 | 추천순 | 최근댓글달린순 | 갤러리(포토)
|
|
|
|
|
 |
|
출처 : http://www.digit-life.com/news.html?1615#1615
- It seems, K9 will have an integrated DDRII controller
- Processor will feature speculative branching (up to 8 branches), and probably some rollback cache in case a branch is predicted wrong...
- Processor will probably have 3 (!) fully-fledged х87 blocks, 3 SSE2 and 2 ALU blocks. Decoders will be capable of organizing them by three (FPU + SSE2 + ALU) for maximum performance.
- K9 will possibly utilize AMD’s old patent, describing integrated Peltier element packaging
- Processor might have several buffers, a kind of L0 cache. For example, a 4Kb buffer will precede and follow FPU for making its operation (SSE2, 3DNow) continuous.
- К9 might also support L3 cache for commented code. I.e. decoder will be capable of acting right in L3 inserting comments into special fields.
- Pipeline will probably feature 15 ALU stages, 20 FPU stages.
- I-cache and decoder will perform at double speed.
- AMD might situate L3 cache on crystal using 1T-SRAM.
- Hyper Transport II – expected to be something like Octal Data Rate (Yellowstone) with about 1GHz carrier clock. As a result throughput will reach 25Gb/s in 16x16 configuration.
- Interprocessor protocol (MOESI) will be updated and improved.
- The very fast bus will provide a very interesting feature of sharing free executive units between two processors. I.e. if the first has FPU loaded and the second has it free, then the latter can handle requests from the decoder of the former.
펠티어소자를 쓴다는 내용도 있고, 파이프라인을 15 ALU/20 FPU로 만든다는 내용도
DDR2를 지원한다는 내용이 있습니다.
참고하시길...
|
| |
0
|
|
좋은 내용의 글이라면 추천해주세요.
로그인을 하지 않아도 추천 하실 수 있습니다. |
|
|
|
|
|
| 이 게시물의 댓글 보기 |
|
 |
|
| 추천제안내 |
좋은 게시물에는 추천을 할 수 있습니다.추천이 5 이상이면 메인페이지 헤드라인에 게시물을 걸어 드립니다.
적립된 포인트로 진행중인 이벤트에 참여하시어 경품을 받아가실 수 있습니다.
포인트안내 글작성 : 20점, 추천클릭 : 2점, 추천받은사람 2점, 댓글작성 : 4점 (2008.12.29일부터) |
|
|
|
|
|
|
