Ä¿¹Â´ÏƼ
 
 
 
 
 
Ä¿¹Â´ÏƼ Ãßõ°Ô½Ã¹°       ¿î¿µÁø ¼±Á¤ | Ãßõ¼ø | ÃÖ±Ù´ñ±Û´Þ¸°¼ø | °¶·¯¸®(Æ÷Åä)

 
 
 
»ç¿ë±â/ÇÊÅ×±â

°£´ÜÈ÷ º¸´Â DDR2 Ư¡ =_=;;


athlon88 (ID)

Á¶È¸ : 3215
ÀÛ¼ºÀÏ : 2004/05/21 07:25
°£Æí URL : http://www.bodnara.co.kr/bbs/bbs.html?D=20&num=52941
Æ®À§ÅÍ    ÆäÀ̽ººÏ

Ãâó : http://www.xbitlabs.com/articles/memory/display/ddr2_7.html

 

¾Æ·¡´Â Ư¡ Å×À̺íÀÔ´Ï´Ù. ÀÚ¼¼ÇÑ ³»¿ëÀº À§ Ãâó¸¦ È®ÀÎÇÏ½Ã¸é µË´Ï´Ù. »ó¼¼ÇÏ°Ô µÑÀÇ ´Ù¸¥Á¡°ú Ư¡À» ¼³¸íÇϰí ÀÖ½À´Ï´Ù.

 

 

 

DDR

DDR-II

Data transfer rate  

200/266/333/400 Mbps* 

400/533/(667) Mbps* 

Bus frequency

100/133/166/200 MHz

200/266/(333) MHz

Memory frequency

100/133/166/200 MHz

100/133/(166) MHz

Batch reading size

2/4/8

4/8**

Data Strobe

Single DQS

Differential Strobe: DQS, /DQS***

CAS Latency

1.5, 2, 2.5

3+, 4, 5

Write Latency

1T

Read Latency-1

* Megabit/pin/sec
** The specification originally described a packet length of 4QW, but later added the 8QW mode, proposed by Intel and Samsung.(8QW ¸ðµå´Â ÀÎÅÚ°ú »ï¼º¿¡ Á¦¾È¿¡ ÀÇÇØ¼­ Ãß°¡µÈ ºÎºÐÀÔ´Ï´Ù. ±âº»Àº 4QWÀÔ´Ï´Ù.)

 

DDR2ÀÇ ¸Þ¸ð¸® ·¹ÀÌÅϽð¡ Áõ°¡ÇÏ´Â ÀÌÀ¯´Â ´ÙÀ½ ¹ðÅ©ÀÇ ÃʱâÈ­ ¹®Á¦¸¦ ÇØ°áÇϱâ À§ÇØ ¾î¿ ¼ö ¾ø´Â ºÎºÐÀ̶ó°í ÇÕ´Ï´Ù.

 

À§ÀÇ ¾²±â ·¹ÀÌÅϽÃ(Write Latency)´Â DDR2ÀÇ °æ¿ì Àб⠷¹ÀÌÅϽÃ(CAS Latency)-1ÀÇ °ªÀ» °¡Áø´Ù´Â ´ÜÁ¡µµ º¸ÀÔ´Ï´Ù.

 

 

Âü°íÇϽñæ...

 

0
athlon88 (ID)
ÁÁÀº ³»¿ëÀÇ ±ÛÀ̶ó¸é ÃßÃµÇØÁÖ¼¼¿ä.
·Î±×ÀÎÀ» ÇÏÁö ¾Ê¾Æµµ Ãßõ ÇÏ½Ç ¼ö ÀÖ½À´Ï´Ù.
xxx
ºÒ¹ý ±¤°í±Û ½Å°íÇϱâ
I
ÀÌ °Ô½Ã¹°ÀÇ ´ñ±Û º¸±â
ÃßõÁ¦¾È³»
ÁÁÀº °Ô½Ã¹°¿¡´Â ÃßõÀ» ÇÒ ¼ö ÀÖ½À´Ï´Ù. ÃßõÀÌ 5 ÀÌ»óÀÌ¸é ¸ÞÀÎÆäÀÌÁö Çìµå¶óÀο¡ °Ô½Ã¹°À» °É¾î µå¸³´Ï´Ù.
Àû¸³µÈ Æ÷ÀÎÆ®·Î ÁøÇàÁßÀÎ À̺¥Æ®¿¡ Âü¿©ÇÏ½Ã¾î °æÇ°À» ¹Þ¾Æ°¡½Ç ¼ö ÀÖ½À´Ï´Ù.

Æ÷ÀÎÆ®¾È³» ±ÛÀÛ¼º : 20Á¡, ÃßõŬ¸¯ : 2Á¡, Ãßõ¹ÞÀº»ç¶÷ 2Á¡, ´ñ±ÛÀÛ¼º : 4Á¡ (2008.12.29ÀϺÎÅÍ)