nVIDIAÀÇ NV35°¡ Á¶¸¸°£ ³ªÅ¸³¯°ÍÀ̶ó´Â ¼Ò½ÄÀÌ ÀüÇØÁø ÀÌÈÄ ÀÌ¿¡´ëÇÑ ½ºÆåÀÌ ¾ð±ÞµÇ°í Àִµ¥ ÇØ¿Ü www.nvnews.netÀÇ Æ÷·³¿¡ ÇÑÀ¯Àú°¡
NV35ÀÇ ½ºÆåÀ» ÀÔ¼öÇßÀ¸¸ç ÀÚ½ÅÀº NDA¿Í °ü°è¾ø±â¿¡ NV35ÀÇ ½ºÆåÀ» ¹àÈù´Ù´Â ±ÛÀÌ Æ÷½ºÆÃµÇ¾ú´Ù.
ÀÌ ±Û¿¡¼ ¾ð±ÞÇÑ NV35ÀÇ ½ºÆåÀº ¾Æ·¡¿Í °°´Ù.
* 0.13 micron or a higher craft makes * Flip-Chip BGA seal way *
CinecFx exaggerates the engine * completely supports DirectX9.0, (PS2.0,
VS2.0) and OpencGl 1.4 * 256-bit the DDR memory controller
* supports 32, 64 and 128 floating points exaggerates the precision
* may realize each clock cycle carries on 12 Pixel Shader operation
* each flow (pass) completes 16 time (is heavy) pastes the chart
* shadow volume performance strengthens in * Full nViewcTm multi-
demonstrations output technology * conformity two 400MHz RAMDAC *
constructs two TMDS decoding * supports two DVO contact surface
* Digital Vibrance Control 3.0
À§ÀÇ ½ºÆåºÎºÐÁß ÇØ´ç Æ÷·³¿¡¼ °è¼Ó ¾ð±ÞµÇ´Â ºÎºÐÀº ±½Àº ±Û¾¾·Î Ç¥±âµÈ ºÎºÐÀε¥ ¸Þ¸ð¸® ¹ö½ºÀÇ °æ¿ì 32bit x 8 ¶Ç´Â 64bit x 4ÀÇ crossbar¹æ½ÄÀ» »ç¿ëÇÒ°ÍÀ̳Ĵ Áú¹®ÀÌ ³ª¿À°í ÀÖÀ¸¸ç ÀÌ¿¡ ´ëÇØ¼
64bit x 4¹æ½ÄÀÌ Àû¿ëµÉ°¡¸Á¼ºÀÌ ¸¹Àº°ÍÀ¸·Î ÀǰßÀÌ ¸ð¾ÆÁö°í ÀÖ´Ù.
±×¸®°í µÎ¹øÂ°ÀÇ 12 Pixel Shader OperationºÎºÐ¿¡ ´ëÇØ¼µµ ¸»ÀÌ ¸¹Àºµ¥ ¾ÆÁ÷ ÀÌ¿¡ ´ëÇÑ
Ãß°¡ÀûÀÎ ¾ð±ÞÀº ¾ø¾îº¸ÀδÙ.. Ŭ·°´ç 12 PixelÀÌ¸é µµµ¥Ã¼ ¾î¶² ±¸¼ºÀ» ¸¸µç´Ù´Â°ÍÀÎÁö....
|