ÇöÀç i955X¿Í i945 °è¿ ¸ÞÀκ¸µåµéÀº FSB 1066°ú DDR II ¸Þ¸ð¸®¸¦ Áö¿øÇϴµ¥, ÀÎÅÚÀÇ ·Îµå¸ÊÀ» »ìÆìº¸¸é 2006³â 2ºÐ±â
Á¤µµ¿¡´Â µà¾óä³Î DDR II 800¸Þ¸ð¸®¸¦ Áö¿øÇÒ °ÍÀ¸·Î º¸ÀδÙ.
¶ÇÇÑ AMD ¿ª½Ã ¸ÓÁö ¾Ê¾Æ DDR II ¸Þ¸ð¸® ÄÁÆ®·Ñ·¯°¡ žÀçµÈ Athlon64 ¹× Opteron ÇÁ·Î¼¼¼¸¦ Ãâ½ÃÇÒ ¿¹Á¤ÀÌ¶ó º»°ÝÀûÀÎ
DDR II ½Ã´ë°¡ °¡±î¿ö ¿À°í ÀÖ´Ù.
DDR I ¿¡¼ DDR II·Î ³Ñ¾î°¡´Â °¡Àå Å« ÀÌÀ¯´Â DDR I¿¡¼ ¾òÀ» ¼ö ÀÖ´Â °íŬ·° ¸Þ¸ð¸® ¸ðµâÀÇ ¼öÀ²ÀÌ ÁÁÁö ¾Ê´Ù´Â Á¡Àε¥, ´Ù½Ã
¸»Çϸé DDR IIÀÇ °íŬ·°È°¡ ´õ ½±´Ù´Â °ÍÀÌ´Ù. ¶§¹®¿¡ DDR II ¸Þ¸ð¸®´Â 533 MHz ¸ðµâµµ Àú·ÅÇÏ°Ô Ãâ½Ã µÇ¾ú°í 667 MHz ¸ðµâµµ
½±°Ô ã¾Æº¼ ¼ö Àִµ¥, ÀÌÁ¦ 800 MHz±îÁö Áö¿øÇÏ´Â ¸Þ¸ð¸®°¡ Ãâ½Ã µÇ¾ú´Ù´Â ¼Ò½ÄÀÌ´Ù.

Å·¸Æ½º¿¡¼ ¹ßÇ¥ÇÑ DDR II 800 ¸ðµâÀº 1GB ¿Í 512MB ¸ðµâÀÌ Ãâ½Ã µÇ¾úÀ¸¸ç, CAS Latency´Â 5-5-5-15,
µ¿ÀÛÀü¾ÐÀº 1.8v·Î ¾Ë·ÁÁ® ÀÖ´Ù. ÀÌ ¸Þ¸ð¸®´Â FSB¿Í 1:1 µ¿±âÈ µÇ¾úÀ»¶§ µà¾óä³Î¿¡¼ ÃÖ´ë 12.8GB/sÀÇ ¾öû³ ´ë¿ªÆøÀ» È®º¸ÇÒ ¼ö
ÀÖ´Ù.
ÀÚ¼¼ÇÑ ½ºÆåÀº ´ÙÀ½°ú °°´Ù.
- Power supply: VDD£º1.8V¡¾0.1V Power supply - Bi-directional data strobe
(DQS-DQS#) - Differential clock inputs (CK and CK#) - DLL aligns DQ and
DQS transition with CK transition - Auto & self refresh capability (8192
Cycles / 64ms) - Double-data-rate architecture; two data transfers per clock
cycle - Programmable Read latency : 3, 4 and 5 (clock) - Programmable
Additive Latency: 0, 1, 2, 3 and 4 - Programmable Burst length£º4 or 8 -
Programmable Burst type (Sequential & Interleave) - Edge aligned data
output, center aligned data input - Serial presence detect with
EEPROM
|